Holistic approach for overlay and edge placement error to meet the 5nm technology node requirements

Jan Mulkens; Bram Slachter; Michael Kubis; Wim Tel; Paul Hinnen; Mark Maslow; Harm Dillen; Eric Ma; Kevin Chou; Xuedong Liu; Weiming Ren; Xuerang Hu; Fei Wang; Kevin Liu

doi:10.1117/12.2297283

13 March 2018 Holistic approach for overlay and edge placement error to meet the 5nm technology node requirements

Jan Mulkens, Bram Slachter, Michael Kubis, Wim Tel, Paul Hinnen, Mark Maslow, Harm Dillen, Eric Ma, Kevin Chou, Xuedong Liu, Weiming Ren, Xuerang Hu, Fei Wang, Kevin Liu

Author Affiliations +

Proceedings Volume 10585, Metrology, Inspection, and Process Control for Microlithography XXXII; 105851L (2018) https://doi.org/10.1117/12.2297283
Event: SPIE Advanced Lithography, 2018, San Jose, California, United States

Abstract

In this paper, we discuss the metrology methods and error budget that describe the edge placement error (EPE). EPE quantifies the pattern fidelity of a device structure made in a multi-patterning scheme. Here the pattern is the result of a sequence of lithography and etching steps, and consequently the contour of the final pattern contains error sources of the different process steps. EPE is computed by combining optical and ebeam metrology data. We show that high NA optical scatterometer can be used to densely measure in device CD and overlay errors. Large field e-beam system enables massive CD metrology which is used to characterize the local CD error. Local CD distribution needs to be characterized beyond 6 sigma, and requires high throughput e-beam system. We present in this paper the first images of a multi-beam e-beam inspection system. We discuss our holistic patterning optimization approach to understand and minimize the EPE of the final pattern. As a use case, we evaluated a 5-nm logic patterning process based on Self-Aligned-QuadruplePatterning (SAQP) using ArF lithography, combined with line cut exposures using EUV lithography.

Conference Presentation

Citation Download Citation

Jan Mulkens, Bram Slachter, Michael Kubis, Wim Tel, Paul Hinnen, Mark Maslow, Harm Dillen, Eric Ma, Kevin Chou, Xuedong Liu, Weiming Ren, Xuerang Hu, Fei Wang, and Kevin Liu "Holistic approach for overlay and edge placement error to meet the 5nm technology node requirements", Proc. SPIE 10585, Metrology, Inspection, and Process Control for Microlithography XXXII, 105851L (13 March 2018); https://doi.org/10.1117/12.2297283

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available