Paper
25 March 2019 Defect conscious approaches in EUV patterning
Author Affiliations +
Abstract
The aim of this study is to lessen the number of defects by the simultaneous analyses of detection result via the lithography process and etch transfer performance. While defect requirements aren’t as stringent for memory devices, logic devices must be defect-free. Currently, a defect which comes from the process or material can only be detected by top-down inspection approach, however, it is difficult to detect a defect such as underlying hole. To develop 5-nm logic node, a hole pattern 15 nm or smaller is required. Identification of failure at the bottom of the hole becomes more challenging. Nevertheless, the process window margin by the amount of dose/focus is not fully explored to find the defect occurrence tendency. So far, there are reported analyses on the scaling of pattern and pitches. In this paper, we report the process margin spotted on the amount of dose and the focus depth and the comprehensive process window including a view of defect-free.
© (2019) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Arisa Hara and Hidetami Yaegashi "Defect conscious approaches in EUV patterning", Proc. SPIE 10960, Advances in Patterning Materials and Processes XXXVI, 109601N (25 March 2019); https://doi.org/10.1117/12.2514664
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Extreme ultraviolet

Optical lithography

Photoresist materials

Defect detection

Extreme ultraviolet lithography

Logic devices

Back to Top