Parallelized convolutional interleaver implementation for efficient DDR memory access

Jennifer N. Downey; Mary Jo W. Shalkhauser; Thomas P. Bizon

doi:10.1117/12.2608235

4 March 2022 Parallelized convolutional interleaver implementation for efficient DDR memory access

Jennifer N. Downey, Mary Jo W. Shalkhauser, Thomas P. Bizon

Proceedings Volume 11993, Free-Space Laser Communications XXXIV; 119930A (2022) https://doi.org/10.1117/12.2608235
Event: SPIE LASE, 2022, San Francisco, California, United States

Abstract

Convolutional interleavers are used in many different communications systems to correct for burst errors due to atmospheric fades and scintillation. The interleaver size is related to the channel coherence time and the data rate. Small convolutional interleavers can be implemented in a field programmable gate array (FPGA) block random access memory (BRAM). However, large interleavers exceeding the size of the BRAM on the FPGA are necessary for channels with longer fades and higher data rates. Therefore, an implementation utilizing double data rate (DDR) memory external to the FPGA is necessary. Wide DDR memory data buses can make the use of DDR memory for convolutional interleavers inefficient when individual symbols are written to and read from the memory. DDR memory operational speeds can also limit the data rate of the interleaver. The Consultative Committee for Space Data Systems (CCSDS) Optical Communications High Photon Efficiency (HPE) standard utilizes a convolutional channel symbol interleaver. A previous implementation of the HPE standard utilized BRAM for the convolutional interleaver, but mission requirements for the upcoming Optical Artemis-2 Orion (O2O) communications demonstration dictate the use of an interleaver exceeding the size of the BRAM. An algorithm and method for implementing the convolutional interleaver in the FPGA with DDR memory is described in this paper.

Conference Presentation

Citation Download Citation

Jennifer N. Downey, Mary Jo W. Shalkhauser, and Thomas P. Bizon "Parallelized convolutional interleaver implementation for efficient DDR memory access", Proc. SPIE 11993, Free-Space Laser Communications XXXIV, 119930A (4 March 2022); https://doi.org/10.1117/12.2608235

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available