Modern semiconductor design to fabrication process mainly relies on intra-module validation mechanism to prevent the propagation of systematic defects, such as DRC signing off physical design, OPC Verification validating OPC solution, metrology and inspection gauging the process, and physical failure analysis confirmation of electrical diagnosis. The inter-module information exchange and co-optimization typically happen during the early process and technology development stage via Design-Technology Co-optimization (DTCO). Later into the advanced node’s lifecycle, such co-optimization is facilitated by traditional techniques like Design For Manufacturability (DFM) and Litho Friendly Design (LFD). This talk will present methodologies and infrastructure necessary to feed pre-silicon design data and intelligence forward into the manufacturing process and feed manufacturing information back, post-silicon, to inform the design process.
|