Paper
19 November 2007 A novel timestamp based adaptive clock method for circuit emulation service over packet network
Jin-you Dai, Shao-hua Yu
Author Affiliations +
Proceedings Volume 6784, Network Architectures, Management, and Applications V; 678435 (2007) https://doi.org/10.1117/12.741063
Event: Asia-Pacific Optical Communications, 2007, Wuhan, China
Abstract
It is necessary to transport TDM (time division multiplexing) over packet network such as IP and Ethernet, and synchronization is a problem when carrying TDM over the packet network. Clock methods for TDM over packet network are introduced. A new adaptive clock method is presented. The method is a kind of timestamp based adaptive method, but no timestamp needs transporting over packet network. By using the local oscillator and a counter, the timestamp information (local timestamp) related to the service clock of the remote PE (provide edge) and the near PE can be attained. By using D-EWMA filter algorithm, the noise caused by packet network can be filtered and the useful timestamp can be extracted out. With the timestamp and a voltage-controlled oscillator, clock frequency of near PE can be adjusted the same as clock frequency of the remote PE. A kind of simulation device is designed and a test network topology is set up to test and verify the method. The experiment result shows that synthetical performance of the new method is better than ordinary buffer based method and ordinary timestamp based method.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jin-you Dai and Shao-hua Yu "A novel timestamp based adaptive clock method for circuit emulation service over packet network", Proc. SPIE 6784, Network Architectures, Management, and Applications V, 678435 (19 November 2007); https://doi.org/10.1117/12.741063
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Time division multiplexing

Networks

Field programmable gate arrays

Switches

Optical filters

Oscillators

RELATED CONTENT

FPGA mezzanine card DSP module
Proceedings of SPIE (October 06 2011)
An FPGA-based reconfigurable DDC algorithm
Proceedings of SPIE (September 28 2016)
The DBBC environment for millimeter radioastronomy
Proceedings of SPIE (September 24 2012)
Clock Recovery (Timing Extraction)
Proceedings of SPIE (January 01 1987)
An integrated TDM architecture for AAPN networks
Proceedings of SPIE (October 13 2005)

Back to Top