Paper
23 February 2010 Design of analog-type high-speed SerDes using digital components for optical chip-to-chip link
Author Affiliations +
Abstract
An analog-type high-speed serializer/deserializer (SerDes) has been designed for optical links especially between CPU and memory. The circuit uses a system clock and its phases to multiplex data to the serial link which avoids the need for a PLL-based high frequency clock generation used in serializing parallel data as in conventional SerDes design. The multiplexed link combined with the de-serializing clock is used as a reference signal for de-serialization. The SerDes is being designed in a 0.13 μm Si-CMOS technology. The fabricated serializer has a core chip size of 360 x750 μm2. Power dissipation for the SerDes is 71.4 mW operating up to 6.5 Gbps.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jamshid Sangirov, Nga T. H. Nguyen, Trong-Hieu Ngo, Dong-min Im, Augustine I. Ukaegbu, Tae-Woo Lee, Mu Hee Cho, and Hyo-Hoon Park "Design of analog-type high-speed SerDes using digital components for optical chip-to-chip link", Proc. SPIE 7607, Optoelectronic Interconnects and Component Integration IX, 76071B (23 February 2010); https://doi.org/10.1117/12.843063
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Digital electronics

Eye

Analog electronics

Transistors

Field programmable gate arrays

Field effect transistors

RELATED CONTENT

Low power and high speed SerDes with new dynamic latch...
Proceedings of SPIE (January 17 2011)
Third generation of correlators for six antennas
Proceedings of SPIE (July 03 2000)
A primer of physical design for lithographers
Proceedings of SPIE (March 14 2012)

Back to Top