Paper
2 April 2010 45nm transistor variability study for memory characterization
Author Affiliations +
Abstract
We have previously analyzed spatial process variation using 45nm ring oscillator arrays. Our hierarchical variability model had proven to be very useful in revealing interesting systematic patterns, and in separating them from native random variability. To further understand the underlying mechanism of the process variation, we continue to work on the analysis and modeling of spatial variation of transistors made on the same 45nm technology test chips. A novel statistical compact device modeling procedure is used to extract the systematic and random variation of device parameters across wafer and within die. Statistical SPICE simulation is then performed based on the extracted variation model of device parameters. The results compare well with actual ring oscillator and SRAM measurements, in that the characteristic systematic, spatial and random patterns have been captured for circuit-level simulation.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kun Qian and Costas J. Spanos "45nm transistor variability study for memory characterization", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 76410G (2 April 2010); https://doi.org/10.1117/12.846704
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Semiconducting wafers

Statistical modeling

Device simulation

Instrument modeling

Oscillators

Monte Carlo methods

Back to Top