Paper
15 October 2012 Device oriented statistical modeling method for process variability in 45nm analog CMOS technology
Ajayan K. R., Navakanta Bhat
Author Affiliations +
Proceedings Volume 8549, 16th International Workshop on Physics of Semiconductor Devices; 854909 (2012) https://doi.org/10.1117/12.926853
Event: 16th International Workshop on Physics of Semiconductor Devices, 2011, Kanpur, India
Abstract
With the rapid scaling down of the semiconductor process technology, the process variation aware circuit design has become essential today. Several statistical models have been proposed to deal with the process variation. We propose an accurate BSIM model for handling variability in 45nm CMOS technology. The MOSFET is designed to meet the specification of low standby power technology of International Technology Roadmap for Semiconductors (ITRS).The process parameters variation of annealing temperature, oxide thickness, halo dose and title angle of halo implant are considered for the model development. One parameter variation at a time is considered for developing the model. The model validation is done by performance matching with device simulation results and reported error is less than 10%.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ajayan K. R. and Navakanta Bhat "Device oriented statistical modeling method for process variability in 45nm analog CMOS technology", Proc. SPIE 8549, 16th International Workshop on Physics of Semiconductor Devices, 854909 (15 October 2012); https://doi.org/10.1117/12.926853
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Instrument modeling

Device simulation

Annealing

Oxides

Statistical analysis

Computer aided design

Chlorine

RELATED CONTENT


Back to Top