Paper
1 January 1987 A Real-Time, Hardware Image Preprocessor For The DIAS Picture Information System
Nikolaos G. Bourbakis, David F. Thurston
Author Affiliations +
Proceedings Volume 0858, Signal Acquisition and Processing; (1987) https://doi.org/10.1117/12.968290
Event: IECON, Cambridge, 1987, Cambridge, MA, United States
Abstract
This paper deals with the hardware design of a real-time image preprocessor to service the operation of the DIAS system. DIAS is an autonomous, multiprocessor picture information system consisting of four hierarchical levels of operation (Master Planning, Distributed Service Control, Execution and Backend). The pre-processor proposed here receives parallel image data from the environment and provides to DIAS Master-Planner-Processor a number of image features (parameters) in order to service the decision making about the input image. These image features are: size (number of pixels); type (binary, or grey level picture); total average intensity of the picture; uniformity of the picture; number of informative square areas and their size; geographical locations of the informative picture regions and their grey level averages.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Nikolaos G. Bourbakis and David F. Thurston "A Real-Time, Hardware Image Preprocessor For The DIAS Picture Information System", Proc. SPIE 0858, Signal Acquisition and Processing, (1 January 1987); https://doi.org/10.1117/12.968290
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Computer programming

Control systems

Binary data

Image processing

Telecommunications

Switches

RELATED CONTENT

Architecture for processing image algebra operations
Proceedings of SPIE (June 01 1992)
Reconfigurable logic design case
Proceedings of SPIE (July 02 2002)
The PAPIA Image Analysis System
Proceedings of SPIE (April 21 1986)
Parallel DSP with memory and I/O processors
Proceedings of SPIE (September 21 1998)

Back to Top