Paper
18 July 1988 A Class Of Reconfiguration Schemes For Fault-Tolerant Processor Arrays
Mengly Chean, Jose A. Fortes
Author Affiliations +
Abstract
A class of reconfiguration schemes for fault-tolerant processor arrays is proposed and studied. According to these schemes, a processor array that is inoperative due to presence of faulty processors is restructured by logically "spreading" faulty processors as evenly as possible throughout the array. From the characteristics of the proposed reconfiguration schemes and the processor array structures for which they are intended, closed form expressions for processor interconnection requirements are derived and implementation issues are discussed. Next, a special case of the proposed reconfiguration schemes is studied and simulated assuming two different array structures. For one of the array structures, simulation results show that the probability of survival achieved by the reconfiguration scheme is close to 1 for up to a number of faults that equals 50% of the total number of spare processors. For a larger number of faults the probability of survival degrades rapidly. On the other hand, for the other array structure, simulation results show that the probability of survival is lower than that of the first structure when the number of faults is less than 90% of the total number of spares; it is higher otherwise.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mengly Chean and Jose A. Fortes "A Class Of Reconfiguration Schemes For Fault-Tolerant Processor Arrays", Proc. SPIE 0939, Hybrid Image and Signal Processing, (18 July 1988); https://doi.org/10.1117/12.947068
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Chromium

Array processing

Signal processing

Image processing

Computer simulations

Switching

Switches

Back to Top