

# PROCEEDINGS OF SPIE

## ***VLSI Circuits and Systems IV***

**Teresa Riesgo**  
**Eduardo de la Torre**  
**Leandro Soares Indrusiak**  
*Editors*

**4–6 May 2009**  
**Dresden, Germany**

*Sponsored by*  
SPIE Europe  
GMM VDE/VDI Gesellschaft Mikroelektronik, Mikro- und Feinmechanik

*Cooperating Organizations*  
SPIE  
Nanotechnology CC “Ultrathin functional films”  
mst | news  
Silicon Saxony

*Published by*  
SPIE

**Volume 7363**

Proceedings of SPIE, 0277-786X, v. 7363

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *VLSI Circuits and Systems IV*, edited by Teresa Riesgo, Eduardo de la Torre, Leandro Soares Indrusiak, Proceedings of SPIE Vol. 7363 (SPIE, Bellingham, WA, 2009) Article CID Number.

ISSN 0277-786X  
ISBN 9780819476371

Published by  
**SPIE**  
P.O. Box 10, Bellingham, Washington 98227-0010 USA  
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445  
[SPIE.org](http://SPIE.org)

Copyright © 2009, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at [copyright.com](http://copyright.com). Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/09/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.



[SPIEDigitalLibrary.org](http://SPIEDigitalLibrary.org)

---

**Paper Numbering:** Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

# Contents

vii Conference Committee

---

## PLENARY

---

- 7363 02 **Future memory technologies (Plenary Paper)** [7363-100]  
W. Mueller, Qimonda Dresden GmbH & Co. OHG (Germany); M. Kund, Qimonda AG (Germany)

---

## RECONFIGURABLE HARDWARE

---

- 7363 03 **Survey of reconfigurable architectures for multimedia applications** [7363-01]  
T. Cervero, S. López, G. M. Callicó, F. Tobajas, V. de Armas, J. López, R. Sarmiento, Univ. de Las Palmas de Gran Canaria (Spain)
- 7363 04 **Method for run time hardware code profiling for algorithm acceleration** [7363-02]  
V. Matev, E. de la Torre, T. Riesgo, Univ. Politécnica de Madrid (Spain)
- 7363 05 **Non-rectangular reconfigurable cores for system-on-chip** [7363-03]  
P. Alves, J. C. Ferreira, Univ. of Porto (Portugal)
- 7363 06 **Using partial reconfiguration for SoC design and implementation** [7363-04]  
Y. E. Krasteva, J. Portilla, Univ. Politécnica de Madrid (Spain); F. Tobajas Guerrero, Univ. de Las Palmas de Gran Canaria (Spain); E. de la Torre, Univ. Politécnica de Madrid (Spain)

---

## SENSORS AND SIGNAL CONDITIONING

---

- 7363 07 **Polytopal computing for multi-core and distributed systems** [7363-05]  
H. Spaanenburg, Heterogeneous Computing LLC (United States); L. Spaanenburg, Lund Univ. (Sweden); J. Ranefors, GlimWorks (Sweden)
- 7363 08 **Parallel workload analysis in SMP platform: a new modelling approach to infer the hardware efficiency for remote sensing application** [7363-06]  
G. Yi, IEEC-CSIC (Spain) and IEEC-UAB (Spain); E. Kanellou, L. A. Cardona, IEEC-UAB (Spain); A. Rius, IEEC-CSIC (Spain); C. Ferrer, CNM-CSIC (Spain) and IEEC-UAB (Spain)
- 7363 0A **Design of a miniaturized electrochemical instrument for in-situ O<sub>2</sub> monitoring** [7363-08]  
J. Colomer-Farrarons, P. L. Miribel-Català, Univ. de Barcelona (Spain); J. Samitier, Univ. de Barcelona (Spain) and Institut de Biotecnología de Catalunya (Spain); M. Arundell, I. Rodríguez, Institut de Biotecnología de Catalunya (Spain)

---

## DESIGN FOR COMMUNICATION SYSTEMS

---

- 7363 0B **Hardware implementation of a scheduler for high performance switches with quality of service (QoS) support** [7363-09]  
R. Arteaga, F. Tobajas, V. De Armas, R. Sarmiento, Univ. de Las Palmas de Gran Canaria (Spain)
- 7363 0C **Resonation-based hybrid continuous-time/discrete-time cascade  $\Sigma\Delta$  modulators: application to 4G wireless telecom** [7363-10]  
J. M. de la Rosa, A. Morgado, R. del Río, Instituto de Microelectrónica de Sevilla (Spain)
- 7363 0D **Improved 10GBase-LX4 limiting amplifier in a low-cost 0.18  $\mu$ m CMOS technology** [7363-12]  
J. M. García del Pozo, S. Celma, A. Otín, Univ. of Zaragoza (Spain)

---

## MULTIMEDIA APPLICATIONS

---

- 7363 0I **Anisotropic quality measurement applied to H.264 video compression** [7363-17]  
G. M. Callico, S. Lopez, Univ. de Las Palmas de Gran Canaria (Spain); S. Gabarda, E. Gil, G. Cristobal, Consejo Superior de Investigaciones Científicas (Spain); J. Lopez, R. Sarmiento, Univ. de Las Palmas de Gran Canaria (Spain)
- 7363 0J **A system for emulating the broadcasting of a DAB ensemble containing data services** [7363-18]  
D. Samper, P. J. Lobo, M. C. Rodríguez, C. Sanz, Univ. Politécnica de Madrid (Spain)
- 7363 0K **ESL flow for a hardware H.264/AVC decoder using TLM-2.0 and high level synthesis: a quantitative study** [7363-19]  
M. Thadani, P. P. Carballo, P. Hernández, G. Marrero, A. Núñez, Univ. de Las Palmas de Gran Canaria (Spain)
- 7363 0L **Implementation of a media synchronization algorithm for multistandard IP set-top box systems** [7363-20]  
E. Estévez, D. Samper, F. Pescador, E. Juárez, C. Sanz, Univ. Politécnica de Madrid (Spain)

---

## NETWORK ON A CHIP

---

- 7363 0M **Performance analysis of mixed communication architectures: bus and network-on-chip** [7363-21]  
S. Gigli, M. Conti, Univ. Politecnica delle Marche (Italy)
- 7363 0N **Cache-aware network-on-chip for chip multiprocessors** [7363-22]  
K. Tatas, C. Kyriacou, Frederick Univ. (Cyprus); G. Dekoulis, Lancaster Univ. (United Kingdom); D. Demetriou, C. Avraam, A. Christou, Frederick Univ. (Cyprus)
- 7363 0O **Dynamic power management of network-on-chip** [7363-23]  
S. Gigli, L. Casagrande Montesi, A. Primavera, M. Conti, Univ. Politecnica delle Marche (Italy)

- 7363 0P **NoC generation of an optimal memory distribution for multimedia systems** [7363-24]  
R. Regidor, F. Tobajas, V. de Armas, Univ. de Las Palmas de Gran Canaria (Spain);  
E. de la Torre, T. Riesgo, Univ. Politécnica de Madrid (Spain); R. Sarmiento, Univ. de Las Palmas de Gran Canaria (Spain)

---

#### DESIGN OF ANALOG CIRCUITS

---

- 7363 0Q **Flexible CMOS low-noise amplifiers for beyond-3G wireless hand-held devices** [7363-25]  
E. C. Becerra-Alvarez, Instituto de Microelectrónica de Sevilla (Spain); F. Sandoval-Ibarra, CINVESTAV - Unidad Guadalajara (Mexico); J. M. de la Rosa, Instituto de Microelectrónica de Sevilla (Spain)
- 7363 0R **Comprehensive procedural approach for transferring or comparative analysis of analogue IP building blocks towards different CMOS technologies** [7363-26]  
D. M. Gevaert, CEDO (Belgium)
- 7363 0S **A low voltage CMOS low drop-out voltage regulator** [7363-27]  
S. A. Bakr, IMEC (Belgium); T. A. Abbasi, Jamia Millia Islamia (India); M. S. Abbasi, SRM Univ. (India); M. S. Aldessouky, Si-Ware Systems (Egypt); M. U. Abbasi, Freescale Semiconductor (India)
- 7363 0T **0.18µm CMOS inductorless AGC amplifier with 50dB input dynamic range for 10GBase-LX4 ethernet** [7363-28]  
F. Aznar, S. Celma, B. Calvo, C. Aldea, Univ. of Zaragoza (Spain)

---

#### SMART POWER

---

- 7363 0U **A 100mA fractional step-down charge pump with digital control (Invited Paper)** [7363-29]  
V. A. L. Sádio, Instituto Superior Técnico (Portugal) and INESC-ID (Portugal); A. E. M. Parreira, INESC-ID (Portugal); M. B. Santos, Instituto Superior Técnico (Portugal), INESC-ID (Portugal), and Silicon Gate (Portugal)
- 7363 0V **ModelSim-PSIM mixed signal simulation for power electronics digital control design** [7363-30]  
M. García Valderas, P. Zumel, A. Lázaro, C. López Ongil, L. Entrena, Univ. Carlos III de Madrid (Spain)
- 7363 0W **Dynamic OSR ΣΔ controller for monolithic switching converters** [7363-31]  
M. Conti, S. Orcioni, R. d'Aparo, Univ. Politecnica delle Marche (Italy)

---

#### TEST AND RELIABILITY

---

- 7363 0X **A new approach to accelerate SEU sensitivity evaluation in circuits with embedded memories** [7363-32]  
M. Portela-García, M. García Valderas, C. Lopez-Ongil, L. Entrena, Univ. Carlos III de Madrid (Spain)
- 7363 0Z **Analysis of current transients in SRAM memories for single event upset detection** [7363-34]  
G. Torrens, S. Bota, J. Verd, B. Alorda, J. Merino, J. Segura, Univ. de les Illes Balears (Spain)

- 7363 10 **Automated insertion of twin gates to improve reliability concerning gate oxide breakdown** [7363-35]  
H. Saemrow, C. Cornelius, Univ. of Rostock (Germany); F. Sill, Federal Univ. of Minas Gerais (Brazil); A. Tockhorn, D. Timmermann, Univ. of Rostock (Germany)

---

#### DIGITAL DESIGN

---

- 7363 11 **Static power dissipation in adder circuits: the UDSM domain** [7363-39]  
S. Cayouette, D. Al-Khalili, Royal Military College of Canada (Canada)
- 7363 12 **Approach to an FPGA embedded, autonomous object recognition system: run-time learning and adaptation** [7363-37]  
R. Salvador, C. Terleira, F. Moreno, T. Riesgo, Univ. Politécnica de Madrid (Spain)
- 7363 13 **Tiled architecture of a CNN-mostly IP system** [7363-38]  
L. Spaanenburg, S. Malki, Lund Univ. (Sweden)
- 7363 14 **Optimization of input-constrained systems** [7363-36]  
S. Malki, L. Spaanenburg, Lund Univ. (Sweden)

---

#### POSTER SESSION

---

- 7363 15 **An adaptable interface between resistive sensors and microcontrollers** [7363-41]  
J. Revuelto, N. Medrano, B. Calvo, Univ. of Zaragoza (Spain); G. Zatorre, Teltronic S.A.U. (Spain); S. Celma, Univ. of Zaragoza (Spain)
- 7363 16 **Considerations on the design of conventional receivers for wireless optical channels using a Monte Carlo based ray-tracing algorithm** [7363-42]  
S. Rodríguez, B. R. Mendoza, O. González, A. Ayala, Univ. de La Laguna (Spain); R. Pérez Jiménez, Univ. de Las Palmas de Gran Canaria (Spain)
- 7363 1A **Autonomous low-noise system for broadband measurements of the cosmic microwave background radiation** [7363-46]  
G. Dekoulis, Lancaster Univ. (United Kingdom)

Author Index

# Conference Committee

## Symposium Chair

**Thomas Becker**, EADS Deutschland GmbH (Germany)

## Symposium Cochairs

**José Feliciano López**, Universidad de Las Palmas de Gran Canaria  
(Spain)  
**Gerhard Krötz**, Hochschule Kempten (Germany)

## Conference Chairs

**Teresa Riesgo**, Universidad Politécnica de Madrid (Spain)  
**Eduardo de la Torre**, Universidad Politécnica de Madrid (Spain)  
**Leandro Soares Indrusiak**, Technische Universität Darmstadt (Germany)

## Program Committee

**Said F. Al-Sarawi**, The University of Adelaide (Australia)  
**Sebastián A. Bota**, Universitat de les Illes Balears (Spain)  
**João M. Castro Ferreira**, Universidade do Porto (Portugal)  
**Angel de Castro**, Universidad Autónoma de Madrid (Spain)  
**Massimo Conti**, Università Politecnica delle Marche (Italy)  
**Marcelino B. Dos Santos**, IST-INESC (Portugal)  
**Francisco V. Fernández**, Instituto de Microelectrónica de Sevilla (Spain)  
**Paul D. Franzon**, North Carolina State University (United States)  
**Eby G. Friedman**, University of Rochester (United States)  
**Dake Liu**, Linköpings Universitet (Sweden)  
**Sebastián López Suárez**, Universidad de Las Palmas de Gran Canaria  
(Spain)  
**Antonio López-Martín**, Universidad Pública de Navarra (Spain)  
**Celia López-Ongil**, Universidad Carlos III de Madrid (Spain)  
**Marie-Minerve Louerat**, Université Paris VI (France)  
**Gustavo Marrero Callicó**, Universidad de Las Palmas de Gran Canaria  
(Spain)  
**Salvador Mir**, TIMA Laboratory (France)  
**Pere Lluís Miribel-Català**, Universidad de Barcelona (Spain)  
**Félix Moreno**, Universidad Politécnica de Madrid (Spain)  
**Antonio Núñez Ordóñez**, Universidad de Las Palmas de Gran Canaria  
(Spain)  
**Belén Pérez-Verdú**, Centro Nacional de Microelectrónica (Spain)  
**Juan José Rodríguez Andina**, Universidad de Vigo (Spain)

**Ángel B. Rodríguez-Vázquez**, Anafocus (Spain)  
**Marco D. Samtambroglio**, Politecnico di Milano (Italy)  
**César Sanz**, Universidad Politécnica de Madrid (Spain)  
**Gilles Sassetelli**, Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier (France)  
**José Silva Matos**, Universidade do Porto (Portugal)  
**Walter Stechele**, Technische Universität Darmstadt (Germany)

*Session Chairs*

- 1 Reconfigurable Hardware  
**Celia López-Ongil**, Universidad Carlos III de Madrid (Spain)
- 2 Sensors and Signal Conditioning  
**Sebastián A. Bota**, Universitat de les Illes Balears (Spain)
- 3 Design for Communication Systems  
**Ángel B. Rodríguez-Vázquez**, Anafocus (Spain)
- 4 VLSI Technology  
**Massimo Conti**, Università Politecnica delle Marche (Italy)
- 5 Multimedia Applications  
**Sebastián López Suárez**, Universidad de Las Palmas de Gran Canaria (Spain)  
**Félix Moreno**, Universidad Politécnica de Madrid (Spain)
- 6 Network on a Chip  
**Félix B. Tobajas Guerrero**, Universidad de Las Palmas de Gran Canaria (Spain)  
**João M. Canas Ferreira**, INESC Porto (Portugal)
- 7 Design of Analog Circuits  
**Félix Moreno**, Universidad Politécnica de Madrid (Spain)
- 8 Smart Power  
**Gustavo Marrero Callicó**, Universidad de Las Palmas de Gran Canaria (Spain)  
**Salma Bakr**, Freescale Semiconductor (India)
- 9 Test and Reliability  
**Marcelino B. Dos Santos**, IST-INESC (Portugal)
- 10 Digital Design  
**César Sanz**, Universidad Politécnica de Madrid (Spain)