Continuous shrinking of semiconductor manufacturing node requires smaller critical dimension (CD) and higher pattern density, but also a better control of pattern local variability such as local CD uniformity (CDU). Thus, improving the process stability has been shown to improve local variability. Shrinking makes also crucial to control the process-specific patterned defectivity, with a more demanding defect detection and removal effort, which will depend on the mask level and stack materials. Therefore, integrating a new process in a recently installed immersion lithography cluster requires a thorough study of the influence of the track parameters in the specific process flow, as well as the use of last generation optical defectivity inspection, review and classification tools. In this work, we present the main results in the cooptimization of CD control, CD uniformity and after development inspection (ADI) of defectivity in a PTD immersion lithography process. The mask used is a gate layer targeting 42nm dense lines using a trilayer with topcoat lithographic stack.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.