Line edge roughness (LER) poses a serious problem for the performance of MOSFET devices. In this work, we experimentally investigated the influence of LER on MOSFET devices. The conditions giving LERs were prepared with four kinds of photoresists, namely, a KrF resist and three ArF resists. We applied seven post-applied-baking (PAB)/post-exposure-baking (PEB) conditions for one of the ArF resists used in this work. We not only measured critical dimension (CD) and LER but also analyzed LER spectra with a commercially available CD SEM. As a result, we obtained the important knowledge that LER became larger as CD became finer and the trend became more marked for the transistors with larger LER. We experimentally found that LER of 9 nm at the gate length (Lg) of 50 nm increased off-state leakage (Ioff) of MOSFET, and the fluctuation of threshold voltage (Vth). Finally, we verified that LER of less than 7 nm at Lg of 50 nm is required to prevent the increase of Ioff, and that in the case of Lg of 70 nm, the fluctuation of Vth did not increase even if LER was as much as 7.5 nm.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.