GoPlace: chip placement like playing go

Jianguo Hu; Shengzhi Shen; Yanyu Ding; Yuhe Wang; Jiakai Pan; Wenjun Huang; Deming Wang

doi:10.1117/12.3032070

8 June 2024 GoPlace: chip placement like playing go

Jianguo Hu, Shengzhi Shen, Yanyu Ding, Yuhe Wang, Jiakai Pan, Wenjun Huang, Deming Wang

Proceedings Volume 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024); 131711X (2024) https://doi.org/10.1117/12.3032070
Event: 3rd International Conference on Algorithms, Microchips and Network Applications (AMNA 2024), 2024, Jinan, China

Abstract

As a critical stage in modern Very-Large-Scale Integrated (VLSI) design, placement plays a crucial role in positioning numerous circuit modules of varying sizes onto a 2D chip canvas to achieve optimal performance. In recent years, applying machine learning methods to placement has emerged as a promising solution for significantly enhancing efficiency and achieving superior results. However, machine learning-driven methods are still in their early stages, facing challenges such as exploration and convergence difficulties. In addition, it is challenging to integrate netlist data with the placement information. This paper proposes a novel approach leveraging deep reinforcement learning to address these challenges. First, a multi-layer chip canvas state representation method is proposed to tackle the challenges of storing and using the placement information. Additionally, a graph neural network is used to assist in generating placement information. Second, this paper proposed a semi-shared policy and value network, and to accommodate the scale and complexity of chip placement, a residual-like neural network is proposed. Third, extensive experiments on eight circuits of public benchmarks show that GoPlace achieves 10% ~ 25% wirelength reduction compared to other reinforcement learning-based methods, lowest congestion, and guarantees zero overlap.

(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Jianguo Hu, Shengzhi Shen, Yanyu Ding, Yuhe Wang, Jiakai Pan, Wenjun Huang, and Deming Wang "GoPlace: chip placement like playing go", Proc. SPIE 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024), 131711X (8 June 2024); https://doi.org/10.1117/12.3032070

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Machine learning

Neural networks

Silicon

Performance modeling

Convolution

Design

Deep learning

Show All Keywords

Keywords/Phrases

Search In:

Publication Years