Paper
17 January 1997 Computing RAMs for media processing
Duncan Elliott, W. Martin Snelgrove, Christian Cojocaru, Michael Stumm
Author Affiliations +
Proceedings Volume 3021, Multimedia Hardware Architectures 1997; (1997) https://doi.org/10.1117/12.263527
Event: Electronic Imaging '97, 1997, San Jose, CA, United States
Abstract
Integrating processing elements in DRAM makes very large bus widths available: at least 2K processing elements fit in a 4 Mb chip or 4 K in a 16 Mb DRAM. The processors can add an area overhead as low as 10% and power overhead of about 10 - 25%. To get these efficiencies, the processors have to be pitch-matched to the DRAM. Interprocessor communication is also severely limited, especially when going 'off-chip' while retaining low-cost packaging. These 'computing RAMs' (C$CCLRAM) can form the main memory for SISD or MIMD hosts, making their contributions to the computing load scalable. The SIMD nature of C$CCLRAM matches large image-processing tasks with high uniformity and locality of reference, making real-time DCT, anti-aliasing and a variety of transformations available at the low cost required for consumer applications. Even given a PE 'budget' of 70 - 200 transistors, and with the limited interconnect characteristic of low-cost DRAM, there are quite a few architectural choices available to the computer architect. These can be made to favor the data widths and operations needed for image processing while retaining good generality.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Duncan Elliott, W. Martin Snelgrove, Christian Cojocaru, and Michael Stumm "Computing RAMs for media processing", Proc. SPIE 3021, Multimedia Hardware Architectures 1997, (17 January 1997); https://doi.org/10.1117/12.263527
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Amplifiers

Logic

Image processing

Transistors

Computer architecture

Multimedia

Data communications

RELATED CONTENT

Trends in merged DRAM-logic computing
Proceedings of SPIE (November 17 2000)
DDGIPS: a general image processing system in robot vision
Proceedings of SPIE (October 06 2000)
Advanced-readout ASICs for multielement CZT detectors
Proceedings of SPIE (January 10 2003)
Image-processing applications of Z-plane technology
Proceedings of SPIE (November 01 1990)

Back to Top