Systematic approach to correct critical patterns induced by the lithography process at the full-chip level

Chul-Hong Park; Yoo-Hyon Kim; Ji-Soong Park; Kwan-Do Kim; Moon-Hyun Yoo; Jeong-Taek Kong

doi:10.1117/12.354376

26 July 1999 Systematic approach to correct critical patterns induced by the lithography process at the full-chip level

Chul-Hong Park, Yoo-Hyon Kim, Ji-Soong Park, Kwan-Do Kim, Moon-Hyun Yoo, Jeong-Taek Kong

Proceedings Volume 3679, Optical Microlithography XII; (1999) https://doi.org/10.1117/12.354376
Event: Microlithography '99, 1999, Santa Clara, CA, United States

Abstract

This paper present a systematic approach to correct critical patterns, which are more prone to defects due to the photo lithography process, at the full-chip level for sub-quarter micron CMOS applications. In the first stage of the photo lithography process for integrated circuits (IC), the bridging failure between patterns in a photoresist layer has been found occasionally. The small process margin in patterning plays a key part of the device yield drop, when process conditions or production lines are changed. However, it is a very difficult and time-consuming job to find and correct all the possible critical patterns which might cause failure. Test patterns with various line-and-spaces are designed and simulated using the aerial image model and the third order polynomial function of critical patterns. The DRC software with the rules searches an entire area of the IC layout. The proposed approach to extract critical patterns is cost effective and fast compared to the evaluation of a layout using a photo lithography simulator at the full-chip level. Applying this methodology to 256M DRAM with 0.25 micrometers minimum design width in the periphery and core area, all bridge defects found before correction can be removed. Furthermore, it will be a useful tool to the product engineer who should indicate monitoring patterns, which are sensitive to the lithography process margin.

Citation Download Citation

Chul-Hong Park, Yoo-Hyon Kim, Ji-Soong Park, Kwan-Do Kim, Moon-Hyun Yoo, and Jeong-Taek Kong "Systematic approach to correct critical patterns induced by the lithography process at the full-chip level", Proc. SPIE 3679, Optical Microlithography XII, (26 July 1999); https://doi.org/10.1117/12.354376

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available