Paper
21 June 2000 64x64 smart pixel array for deformable membrane devices
Kris Seunarine, Ian Underwood, Stephen C. Graham, David G. Vass, M. I. Newsam, J. Tom M. Stevenson, Alan M. Gundlach, R. J. Woodburn
Author Affiliations +
Abstract
In this paper we describe the development of a CMOS VLSI backplane for use with micromachined silicon nitride membrane mirrors. The backplane consists of an array of 4096 pixels which are addressed by a 6-bit row decoder. Data enters the chip as a 64-bit logic word at standard CMOS 0-5V levels and is converted to 0-50V at the pixel level by an optimized cascade voltage switch logic circuit.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kris Seunarine, Ian Underwood, Stephen C. Graham, David G. Vass, M. I. Newsam, J. Tom M. Stevenson, Alan M. Gundlach, and R. J. Woodburn "64x64 smart pixel array for deformable membrane devices", Proc. SPIE 3990, Smart Structures and Materials 2000: Smart Electronics and MEMS, (21 June 2000); https://doi.org/10.1117/12.388908
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Capacitance

Logic

Electrodes

Switching

Metals

Silicon

Back to Top