Paper
19 January 2005 Self-alignment method by buried mask implantation for double gate MOS and nanodevices fabrication
Remy Charavel, Jean-Pierre Raskin
Author Affiliations +
Proceedings Volume 5592, Nanofabrication: Technologies, Devices, and Applications; (2005) https://doi.org/10.1117/12.572660
Event: Optics East, 2004, Philadelphia, Pennsylvania, United States
Abstract
Two methods to build submicronic self-aligned devices based on SOI MOS technology have been studied. The foreseen application of these techniques is the fabrication of self-aligned double gate SOI MOS transistors. Both of these methods make use of the implantation of a buried mask underneath the active silicon layer and aligned with the top gate. The mask is revealed by a selective etching between doped and undoped polysilicon. In one case Tetra-methyl Ammonium hydroxide solution (TMAH) is used to create a negative mask, etching the undoped zones. In the second case, a positive mask is revealed in a solution made of Hydrofluoric acid, Nitric acid and Acetic acid (HNA), etching the doped zones. Once the mask is revealed, the process differs from a normal CMOS process by the addition of two Chemical Mechanical Polishing (CMP) and bonding steps. The realized demonstrator proves the feasibility of both the positive and negative buried mask.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Remy Charavel and Jean-Pierre Raskin "Self-alignment method by buried mask implantation for double gate MOS and nanodevices fabrication", Proc. SPIE 5592, Nanofabrication: Technologies, Devices, and Applications, (19 January 2005); https://doi.org/10.1117/12.572660
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Silicon

Photomasks

Oxides

Transistors

Crystals

Doping

RELATED CONTENT

Deep discrete trenches filled by in situ doped polysilicon ...
Proceedings of SPIE (September 01 1999)
Lithography For A Submicron CMOS Process
Proceedings of SPIE (July 23 1985)
High Rate And Selective Reactive Ion Etching Of Polysilicon
Proceedings of SPIE (January 30 1990)
Realization of vertical P+ wall through-wafer
Proceedings of SPIE (December 30 2003)
Prevention of auto-doping-induced threshold voltage shifts
Proceedings of SPIE (September 22 1995)

Back to Top