Static design methodology dedicated to low power analog circuits

François Rudolff; Fabrice Guigues; Edith Kussener

doi:10.1117/12.638234

5 January 2006 Static design methodology dedicated to low power analog circuits

François Rudolff, Fabrice Guigues, Edith Kussener

Proceedings Volume 6035, Microelectronics: Design, Technology, and Packaging II; 60350J (2006) https://doi.org/10.1117/12.638234
Event: Microelectronics, MEMS, and Nanotechnology, 2005, Brisbane, Australia

Abstract

This paper presents a static design methodology dedicated to ultra low power (Vdd < 1V ) analog circuits. This methodology based on the EKV 2.0 MOS model, tuned with non uniform substrate doping correction and rigorous derivation of the EKV 3.0 MOS model, provides continuous over inversion levels (weak - moderate - strong inversion) equations in conduction as in saturation modes. Fundamental parasitic effects such as mobility reduction due to vertical field are therefore integrated with highlights of newer EKV versions. Furthermore, this methodology provides a tool for integrating easily this improvement during conception phase. A chart links the normalization current I_S to the gate voltage V_G and the pinch off voltage V_P , allows the use of EKV 2.0 tuned formulas for designing analog circuits without inversion level constraint. It results in a good accuracy over all regions of MOS operation, including moderate inversion where neither weak-inversion nor traditional strong inversion MOS hand analysis is applicable. Starting from proposed equations, or standard asymptotes when strong constraints of weak/strong inversion are imposed, the use of a mathematical computing software results in the creation of wholes of solutions which describe completely the design. It is thus possible to make a complete study of a static circuit, independent of inversion level so as to make optimum design. Supply voltage and silicium area can thus be unambiguously optimized, without risk of running in circle as in "traditional" approaches. As an example, the self cascode PTAT voltage reference is studied with the methodology.

Citation Download Citation

François Rudolff, Fabrice Guigues, and Edith Kussener "Static design methodology dedicated to low power analog circuits", Proc. SPIE 6035, Microelectronics: Design, Technology, and Packaging II, 60350J (5 January 2006); https://doi.org/10.1117/12.638234

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available