Paper
17 October 2008 Evaluation of Double Process Lithography (DPL) with bi-layer photo-resist process for contact layer-patterning
Gong Chen, Kevin Wu
Author Affiliations +
Abstract
Double Process Lithography (DPL) has been widely accepted as a viable printing technique for critical layers at 45nm nodes and below. In addition, DPL technique also allows us to use available process tool-sets with less capability to develop the next node CMOS devices in early research and development stages with additional photo-masks. One practical issue of applying DPL technique is the process crosstalk, which is the impact of the existing etched patterns after the 1st process to the overall lithography performance during the 2nd printing process. In this paper, we evaluated the DPL process for contact holetype patterning with a 193nm silicon-containing bi-layer photo-resist. We explained the bi-layer photoresist process flow and its low process cross-talk characteristics when applied in our DPL process. We also discussed the challenges of printing small contacts in the DPL process. The preliminary experiment results indicated that silicon-containing photo-resist process is a good candidate for DPL process in the contact hole-type of patterns, and it has good characteristics of low process cross-talk. The flexibility of the drydevelop process in bi-layer resist also offered us another way to form small contacts in the substrate film. At the end, we provided some suggestions in contact pattern decomposition algorithm and related exposure-tool alignment strategies for future implementation of DPL technology.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gong Chen and Kevin Wu "Evaluation of Double Process Lithography (DPL) with bi-layer photo-resist process for contact layer-patterning", Proc. SPIE 7122, Photomask Technology 2008, 71220O (17 October 2008); https://doi.org/10.1117/12.800988
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Lithography

Etching

Silicon

Photomasks

Semiconducting wafers

Printing

Image processing

RELATED CONTENT

0.12 um logic process using a 248 nm step and...
Proceedings of SPIE (June 23 2000)
193-nm contact photoresist reflow feasibility study
Proceedings of SPIE (August 24 2001)
Etching of 42 nm and 32 nm half pitch features...
Proceedings of SPIE (March 20 2008)
193 lithography and RELACS processing for BEOL lithography
Proceedings of SPIE (September 14 2001)

Back to Top