Paper
30 December 2008 Comparison of various order TDTL frequency synthesizers
Mahmoud Al-Qutayri, Saleh Al-Araji, Abdulrahman Al-Humaindan, Sultan Al-Balooshi
Author Affiliations +
Proceedings Volume 7268, Smart Structures, Devices, and Systems IV; 72680A (2008) https://doi.org/10.1117/12.806860
Event: SPIE Smart Materials, Nano- and Micro-Smart Systems, 2008, Melbourne, Australia
Abstract
This paper compares the performance of first and second order time delay tanlock loop (TDTL) based integer frequency synthesizers. Varying the order of the loop changes the locking region of the complete system and affects the locking convergence. The synthesizer divider block also affects the system stability. Depending on the division factor the system may be driven outside its locking region. This is overcome by introducing an additional block that adaptively stabilizes the loop by driving it back to within the locking region. The results achieved indicate that the adaptive integer frequency synthesizers operate satisfactorily. The second order loop has shown to give a better acquisition performance when compared with the first order loop. This is due to the zero steady state phase error exhibited by the loop.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mahmoud Al-Qutayri, Saleh Al-Araji, Abdulrahman Al-Humaindan, and Sultan Al-Balooshi "Comparison of various order TDTL frequency synthesizers", Proc. SPIE 7268, Smart Structures, Devices, and Systems IV, 72680A (30 December 2008); https://doi.org/10.1117/12.806860
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital filtering

Oscillators

Sensors

Signal detection

Crystals

Error analysis

Mathematical modeling

Back to Top