Paper
16 March 2009 Thin hardmask patterning stacks for the 22-nm node
Zhimin Zhu, Emil Piscani, Yubao Wang, Jan Macie, Charles J. Neef, Brian Smith
Author Affiliations +
Abstract
This paper presents robust trilayer lithography technology for cutting-edge IC fabrication and double-patterning applications. The goal is to reduce the thickness of a silicon hardmask so that the minimum thickness of the photoresist is not limited by the etch budget and can be optimized for lithography performance. Successful results of pattern etching through a 300-nm carbon layer are presented to prove that a 13.5-nm silicon hardmask is thick enough to transfer the line pattern. Another highlight of this work is the use of a simulation tool to design the stack so that UV light is concentrated at the bottom of the trenches. This design helps to clear the resist in the trenches and prevent resist top loss. An experiment was designed to validate the assumption with 45-nm dense lines at various exposure doses, using an Exitech MS-193i immersion microstepper (NA = 1.3) at the SEMATECH Resist Test Center. Results show that such a stack design obtains very wide CD processing window and is robust for 1:3 line patterning at the diffraction limit, as well as for patterning small contact holes.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Zhimin Zhu, Emil Piscani, Yubao Wang, Jan Macie, Charles J. Neef, and Brian Smith "Thin hardmask patterning stacks for the 22-nm node", Proc. SPIE 7274, Optical Microlithography XXII, 72742K (16 March 2009); https://doi.org/10.1117/12.813816
Lens.org Logo
CITATIONS
Cited by 8 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Silicon

Optical lithography

Ultraviolet radiation

Silicon carbide

Lithography

Etching

Carbon

RELATED CONTENT


Back to Top