Advanced process characterization of a 10nm Metal 1 Logic layer using light source modulation and monitoring

Paolo Alagna; Omar Zurita; Vadim Timoshkov; Patrick Wong; Greg Rechtsteiner; Jan Baselmans; Julien Mailfert; Will Conley; Simon Hsieh

doi:10.1117/12.2196862

4 September 2015 Advanced process characterization of a 10nm Metal 1 Logic layer using light source modulation and monitoring

Paolo Alagna, Omar Zurita, Vadim Timoshkov, Patrick Wong, Greg Rechtsteiner, Jan Baselmans, Julien Mailfert, Will Conley, Simon Hsieh

Author Affiliations +

Proceedings Volume 9661, 31st European Mask and Lithography Conference; 966105 (2015) https://doi.org/10.1117/12.2196862
Event: 31st European Mask and Lithography Conference, 2015, Eindhoven, Netherlands

Abstract

As ArF immersion lithography continues to be extended by adopting multi-patterning techniques, imaging requirements continue to become more stringent ^[1-3]. For multiple patterning based logic devices, the optimal printability is not only driven by the optimization of the optical proximity correction (OPC), but also by complex process factors, such as resist, exposure tool, and mask-related error performance levels. In addition the light source plays a crucial role; it has been widely demonstrated ^[4-8] how changes in the E95 bandwidth can significantly lead to changes in on wafer patterning due image contrast changes. Cymer has developed novel computational and experimental approaches to enable process characterization studies ^[9-11]. Using these techniques, simulations were used to assess how E95 bandwidth changes can erode the CDU budget on ≤ 20 nm logic features. Using the results of these simulations, experimental conditions were defined to study the on wafer impact of light source performance on an imec N10 Logic-type test vehicle via six different Metal 1 Logic features. The imaging metrics used to track patterning response are process window (PW), line width roughness (LWR), and local critical dimension uniformity (LCDU).

Citation Download Citation

Paolo Alagna, Omar Zurita, Vadim Timoshkov, Patrick Wong, Greg Rechtsteiner, Jan Baselmans, Julien Mailfert, Will Conley, and Simon Hsieh "Advanced process characterization of a 10nm Metal 1 Logic layer using light source modulation and monitoring", Proc. SPIE 9661, 31st European Mask and Lithography Conference, 966105 (4 September 2015); https://doi.org/10.1117/12.2196862

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
15 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Light sources

Semiconducting wafers

Optical lithography

Critical dimension metrology

Logic

Line width roughness

Metals

Show All Keywords

Keywords/Phrases

Search In:

Publication Years