Modeling of SiN inner spacer deposition in gate-all-around nanosheet FET process

Hua Shao; Rui Chen; Junjie Li; Guobin Bai; Chen Li; Qi Yan; Yayi Wei

doi:10.1117/12.2612445

25 May 2022 Modeling of SiN inner spacer deposition in gate-all-around nanosheet FET process

Hua Shao, Rui Chen, Junjie Li, Guobin Bai, Chen Li, Qi Yan, Yayi Wei

Proceedings Volume 12055, Advances in Patterning Materials and Processes XXXIX; 1205502 (2022) https://doi.org/10.1117/12.2612445
Event: SPIE Advanced Lithography + Patterning, 2022, San Jose, California, United States

Abstract

The inner spacer process is a critical step in gate-all-around (GAA) nanosheet FET device fabrication and SiN is the most common material to be deposited after the indentation of the SiGe layer of alternative Si/SiGe layer structure. This gap filling process demands for highly uniform growth in order to minimize transistor variability, the lateral open feature of the indentation brings new challenges to conventional deposition technologies such as low-pressure chemical vapor deposition (LPCVD) and plasma enhanced chemical vapor deposition (PECVD). In this work, we propose an analytical model of SiN deposition to predict the profile evolution of both LPCVD and PECVD, which can help process tuning and understand the influence of the multi-layer geometry and process condition on inner spacer growth performance in a more efficient and economical way. Experimental results reveal that the filling effect of LPCVD is significantly better than that of PECVD, simulation results also validate this. We also compare simulations with experiments, by comparing the model output with original SEM image, satisfactory matching between the two profiles demonstrates the validity of this model. Moreover, we set the SiGe layer thickness to be 10nm, 20nm and 30nm, and SiGe indentation as 10nm, 30nm and 50nm. Simulation reveals that the geometry has significant impact on the deposition performance. When the indentation is less than 10nm, both LPCVD and PECVD exhibit good SiN coverage. However, when indentation is deepened from 10nm to 30nm and 50nm, for PECVD, void firstly forms in 10nm thick SiGe layer and the necking effect tends to form larger void in 20nm and 30nm thick SiGe layers. For LPCVD, however, SiN grows more uniformly within and outside the cavity, and only very narrow gaps form in the cavity.

Conference Presentation

Citation Download Citation

Hua Shao, Rui Chen, Junjie Li, Guobin Bai, Chen Li, Qi Yan, and Yayi Wei "Modeling of SiN inner spacer deposition in gate-all-around nanosheet FET process", Proc. SPIE 12055, Advances in Patterning Materials and Processes XXXIX, 1205502 (25 May 2022); https://doi.org/10.1117/12.2612445

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available