Large-pitch multiple-output 128x256-element area array

William D. Washkurak; Savvas G. Chamberlain

doi:10.1117/12.148598

12 July 1993 Large-pitch multiple-output 128x256-element area array

William D. Washkurak, Savvas G. Chamberlain

Proceedings Volume 1900, Charge-Coupled Devices and Solid State Optical Sensors III; (1993) https://doi.org/10.1117/12.148598
Event: IS&T/SPIE's Symposium on Electronic Imaging: Science and Technology, 1993, San Jose, CA, United States

Abstract

A high speed imager capable of 1 gigacycle frame rate was developed with 80 micrometers X 80 micrometers pixels. A special multi-phase readout shift register and parallel to serial transfer structure are designed for high charge transfer efficiency operation across a large 80 micrometers pitch at high speed. A total of 64 outputs each designed to operate at 16 MHz are distributed around the array. In order to minimize power dissipation, a single output MOSFET operating in conjunction with an off-chip transimpedance amplifier was used. A photodiode, interline transfer pixel architecture was used with lateral antiblooming and exposure control capability.

Citation Download Citation

William D. Washkurak and Savvas G. Chamberlain "Large-pitch multiple-output 128x256-element area array", Proc. SPIE 1900, Charge-Coupled Devices and Solid State Optical Sensors III, (12 July 1993); https://doi.org/10.1117/12.148598

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available