Paper
22 March 2011 Joint optimization of layout and litho for SRAM and logic towards the 20nm node using 193i
Author Affiliations +
Abstract
This paper reports on a simulation study in which we compare different possibilities to find a litho solution for SRAM and Logic for planar technology nodes between 28 nm and 20 nm, using 193 nm immersion lithography. At these nodes, it becomes essential to include the layout itself into the optimization process. The so-called gridded layout style is an attractive candidate to facilitate the printability of several layers, but the benefit of this style, as compared to less restricted layout styles, is not well quantified for the various technology nodes of interest. We therefore compare it with two other, less restricted, layout styles, on an identical (small) SRAM-Logic test chip. Exploring a number of paths in the layout-style - litho-options search space, we try to quantify merits and trade-offs for some of the relevant options. We will show that layout restrictions are really becoming mandatory for the technology nodes studied in this paper. Other important enablers for these aggressive nodes are multiple patterning, the use of a local-interconnect layer, negative-tone development, SMO and the use of optimized free-form illumination sources (from which we also include a few initial wafer results).
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter De Bisschop, Bart Laenens, Kazuya Iwase, Teruyoshi Yao, Mircea Dusa, and Michael C. Smayling "Joint optimization of layout and litho for SRAM and logic towards the 20nm node using 193i", Proc. SPIE 7973, Optical Microlithography XXIV, 79730B (22 March 2011); https://doi.org/10.1117/12.881688
Lens.org Logo
CITATIONS
Cited by 9 scholarly publications and 88 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Lithium

Source mask optimization

Optical lithography

Double patterning technology

Surface plasmons

Transistors

Back to Top