A 32×32 pixel avalanche photodiode array read-out circuit is presented. The pixel structure adopts a specially designed active-quenching circuit along with function of self-check, auto-reset, and high-voltage protection. The chip is expected to be used with Avalanche Photodiode (APD) array working at Geiger Mode, and the data of each pixel can be serially output individually in 32 channels. The chip has been fabricated in a 0.18um standard CMOS technology. The pixel pitch is 100um, while the whole chip size is 5 × 6 mm2 which has realized low quenching time of 1ns, high-voltage protection (60V), and minimum time resolution of 500ps.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.