To enhance the overall performance of the phase-locked loop frequency synthesizer, this paper presents a low-phase noise dual-core voltage-controlled oscillator (VCO) designed with a Class-F2,3 architecture. Utilizing the 55-nm CMOS, the wide tuning range is achieved through variable capacitance and switch capacitor arrays. The use of adjacent-layer coupled transformer structures, with the adjustment of capacitance ratios in two resonant cavities, facilitates low phase noise. Postsimulation results indicate that the frequency tuning range of the VCO is 11.74-13.68 GHz. The VCO achieves phase noise of -123.66 dBc/Hz@1MHz at 11.74 GHz with figure of merit (FoM) of 185.7dBc/Hz and FoMT of 189.9dBc/Hz. The oscillator core consumes 67mW at 0.9V supply.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.