Image processing technology is widely used in various consumer electronics products. Design of image filters plays a key role in image processing. And the design is further dependent on the target application. Moving from one application to other, the image filter has to be changed accordingly. Therefore, in this paper, high performance cost effective generalized filter architecture is proposed to handle various kind of noise in the image for applications like LCD display, TV noise etc, and image enhancer and edge detection. Proposed filter architecture is based on the concept of FIR filter and coring technique. Also we introduce a new scaling concept to take care of growing bits during arithmetic operation of filter. The filter architecture is fully pipelined, and implemented in the 90nm technology. The estimated gate count for the proposed filter is 50k, if used for all image components (Y/R, CB/G and CR/B) and the estimated frequency of operation is 500 MHz.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.