Paper
22 September 1995 Die cost analysis through defect reduction for wafer fab equipment
Vinay Binjrajka, Chander Jethani, Steven A. Brown
Author Affiliations +
Abstract
This study provides a means of estimating the factory cost savings from defect reduction and yield improvement programs for wafer fabrication equipment. The process flow and toolset for a 0.25 micron design-rule factory manufacturing high performance logic devices are analyzed using SEMATECH's cost models. Scenarios with different sets of defect densities are evaluated and results are compared for cost per die, number of die produced, and probe yield. The various parameters analyzed and compiled are probe yield, die cost, and die cost by tool group. The defect density values are generated using SEMATECH's yield model. A Pareto analysis is provided to under stand cost benefits and prioritize potential equipment improvement programs. This effort allows SEMATECH and equipment manufactures to identify the most cost-effective defect reduction programs, thus improving capital productivity.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Vinay Binjrajka, Chander Jethani, and Steven A. Brown "Die cost analysis through defect reduction for wafer fab equipment", Proc. SPIE 2635, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis, (22 September 1995); https://doi.org/10.1117/12.221459
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Semiconducting wafers

Metals

Manufacturing

Particles

Performance modeling

Yield improvement

Back to Top